


N-Channel MOSFET


2KK5132DFN

■ Features

- $V_{DS} = 30 \text{ V}$
- $I_D (\text{at } V_{GS}=10\text{V}) = 60 \text{ A}$
- $R_{DS(\text{ON})} (\text{at } V_{GS} = 10 \text{ V}) < 5.2 \text{ m}\Omega$
- $R_{DS(\text{ON})} (\text{at } V_{GS} = 4.5 \text{ V}) < 8.6 \text{ m}\Omega$
- 100% UIS Tested
- 100% R_g Tested



PDFN5x6-8

■ Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	I_D	60	A
		39	
Pulsed Drain Current (Note 2)	I_{DM}	100	
Continuous Drain Current	I_{DSM}	27	
		22	
Avalanche Current (Note 2)	I_{AS}	38	A
Avalanche Energy $L = 0.05\text{mH}$ (Note 2)	E_{AS}	7	mJ
Thermal Resistance, Junction- to-Ambient (Note 5)	$R_{\theta JA}$	50	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction- to-Case	$R_{\theta JC}$	4	
Power Dissipation (Note 4)	P_D	31	W
		13	
Power Dissipation (Note 5)	P_{DSM}	6.2	
		4	
Junction Temperature	T_J	150	$^\circ\text{C}$
Storage Temperature Range	T_{Stg}	-55 to 150	

Notes:

1. The maximum current rating is package limited.
2. Single pulse width limited by junction temperature $T_J(\text{MAX})=150^\circ\text{C}$.
3. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.
4. The power dissipation P_D is based on $T_J(\text{MAX})=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
5. The value of $R_{\theta JA}$ is measured with the device mounted on 1in^2 FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ\text{C}$. The Power dissipation P_{DSM} is based on $R_{\theta JA} t \leq 10\text{s}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.

N-Channel MOSFET**2KK5132DFN****■ Electrical Characteristics (T_J = 25°C unless otherwise specified)**

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Static Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	I _D = 250 μA, V _{GS} = 0V	30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 30 V, V _{GS} = 0 V		1		μA
		V _{DS} = 30 V, V _{GS} = 0 V, T _J =55°C		5		
Gate to Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±20 V			±100	nA
Gate to Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.1		2.2	V
Static Drain-Source On-Resistance	R _{D(on)}	V _{GS} = 10 V, I _D = 20 A		4.3	5.2	mΩ
		V _{GS} = 10 V, I _D = 20 A, T _J =125°C		6.3	7.6	
		V _{GS} = 4.5 V, I _D = 20 A		6.8	8.6	
Forward Transconductance	g _F	V _{DS} = 5 V, I _D = 20 A		67		S
Dynamic Characteristics						
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 15 V, f = 1 MHz		820		pF
Output Capacitance	C _{oss}			340		
Reverse Transfer Capacitance	C _{rss}			40		
Gate Resistance	R _g	V _{GS} =0V, V _{DS} =0V, f = 1MHz	0.6	1.2	1.8	Ω
Switching Characteristics						
Total Gate Charge (10V)	Q _g	V _{GS} = 10V, V _{DS} = 15 V, I _D = 20 A		13		nC
Total Gate Charge (4.5V)	Q _{gs}			6.1		
Gate Source Charge	Q _{gd}			2		
Gate Drain Charge	Q _{dg}			2.4		
Turn-On Delay Time	t _{d(on)}	V _{GS} = 10V, V _{DS} = 15 V, R _L = 0.75 Ω, R _{GEN} = 3 Ω		6.5		ns
Turn-On Rise Time	t _r			16.5		
Turn-Off Delay Time	t _{d(off)}			17		
Turn-Off Fall Time	t _f			2.5		
Drain-Source Diode Characteristics						
Body Diode Reverse Recovery Time	t _{rr}	I _F = 20A, dI/dt = 500 A/μs		11		ns
Body Diode Reverse Recovery Charge	Q _{rr}			19		
Maximum Body-Diode Continuous Current	I _s	(Note 1)			30	A
Diode Forward Voltage	V _{SD}	V _{GS} = 0 V, I _s = 1 A		0.7	1	V

Notes:

6. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.
7. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150°C. The SOA curve provides a single pulse rating.
8. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C.

■ Marking

Marking	K5132 KC***
---------	----------------


N-Channel MOSFET**2KK5132DFN****■ Typical Electrical and Thermal Characteristics**

Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)









Figure 6: Body-Diode Characteristics (Note E)

N-Channel MOSFET

2KK5132DFN




N-Channel MOSFET**2KK5132DFN**

Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)






Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

N-Channel MOSFET**2KK5132DFN****■ PDFN5x6-8 Package Outline Dimensions****■ PDFN5x6-8 Suggested Pad Layout****Note:**

1. Controlling dimension: in millimeters.
2. General tolerance: $\pm 0.05\text{mm}$.
3. The pad layout is for reference purposes only.