



N-Channel MOSFET**2KK5074DFN****■ Features**

- $V_{DS} = 40 \text{ V}$
- $I_D = 150 \text{ A}$
- $R_{DS(\text{ON})} < 2.4 \text{ m}\Omega @ V_{GS}=10\text{V}$
- $R_{DS(\text{ON})} < 3.5 \text{ m}\Omega @ V_{GS}=4.5\text{V}$
- 100% UIS Tested
- 100% R_g Tested

PDFN5x6-8**■ Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$ unless otherwise noted)**

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current (Note 1)	I_D	150	A
Pulsed Drain Current (Note 2)	I_{DM}	450	
Avalanche Energy (Note 2)	E_{AS}	163	mJ
Power Dissipation (Note 3)	P_D	78	W
		31	
Thermal Resistance, Junction- to-Ambient	R_{JA}	50	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction- to-Case	R_{JC}	1.6	
Junction and Storage Temperature Range	T_{stg}	-55 to 150	$^\circ\text{C}$

Notes:

1. The maximum current rating is package limited.
2. Repetitive rating; pulse width limited by max. junction temperature.
3. P_d is based on max. junction temperature, using junction-case thermal resistance.

N-Channel MOSFET

2KK5074DFN

■ Electrical Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{Id} = 250 \mu\text{A}, \text{V}_{\text{GS}} = 0 \text{ V}$	40			V
Zero Gate Voltage Drain Current	Id_{SS}	$\text{V}_{\text{DS}} = 40 \text{ V}, \text{V}_{\text{GS}} = 0 \text{ V}$			1	μA
		$\text{V}_{\text{DS}} = 40 \text{ V}, \text{V}_{\text{GS}} = 0 \text{ V}, T_J = 55^\circ\text{C}$			5	
Gate to Source Leakage Current	I_{GSS}	$\text{V}_{\text{DS}} = 0 \text{ V}, \text{V}_{\text{GS}} = \pm 20 \text{ V}$			± 100	nA
Gate to Source Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{Id} = 250 \mu\text{A}$	1.0		2.4	V
Static Drain-Source On-Resistance	$\text{R}_{\text{DS(on)}}$	$\text{V}_{\text{GS}} = 10 \text{ V}, \text{Id} = 20 \text{ A}$		1.6	2.4	$\text{m}\Omega$
		$\text{V}_{\text{GS}} = 4.5 \text{ V}, \text{Id} = 20 \text{ A}$			3.5	
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}} = 5 \text{ V}, \text{Id} = 20 \text{ A}$		100		S
Dynamic Parameters						
Input Capacitance	C_{iss}	$\text{V}_{\text{GS}} = 0 \text{ V}, \text{V}_{\text{DS}} = 20 \text{ V}, f = 1 \text{ MHz}$		1760		pF
Output Capacitance	C_{oss}			675		
Reverse Transfer Capacitance	C_{rss}			60		
Gate Resistance	R_g	$f = 1 \text{ MHz}, \text{Open drain}$	0.3	0.7	1.1	Ω
Switching Parameters						
Total Gate Charge	Q_g	$\text{V}_{\text{GS}} = 10 \text{ V}, \text{V}_{\text{DS}} = 20 \text{ V}, \text{Id} = 20 \text{ A}$		50	70	nC
Gate Source Charge	Q_{gs}			11.5		
Gate Drain Charge	Q_{gd}			4		
Turn-On Delay Time	$t_{\text{d(on)}}$	$\text{V}_{\text{GS}} = 10 \text{ V}, \text{V}_{\text{DD}} = 20 \text{ V}, R_L = 1.0 \Omega, R_{\text{GEN}} = 3.0 \Omega$		11		ns
Turn-On Rise Time	t_r			3.5		
Turn-Off Delay Time	$t_{\text{d(off)}}$			36		
Turn-Off Fall Time	t_f			3		
Drain-Source Diode Characteristics						
Reverse Recovery Charge	Q_{rr}	$ I = 20 \text{ A}, dI/dt = 500 \text{ A}/\mu\text{s}$		45		nC
Reverse Recovery Time	t_{rr}			17		ns
Maximum Body-Diode Continuous Current	I_s				130	A
Diode Forward Voltage	V_{SD}	$\text{V}_{\text{GS}} = 0 \text{ V}, I_s = 20 \text{ A}$			1.3	V

Notes:

4. The static characteristics in Figures 1 to 6 are obtained using $<300 \mu\text{s}$ pulses, duty cycle 0.5% max.
5. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_J(\text{MAX}) = 150^\circ\text{C}$. The SOA curve provides a single pulse rating.
6. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ\text{C}$.







■ Marking

Marking	K5074 KC***
---------	----------------

N-Channel MOSFET

2KK5074DFN

■ Typical Electrical and Thermal Characteristics



N-Channel MOSFET

2KK5074DFN




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (NOTE 5)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note 5)




Figure 11: Normalized Maximum Transient Thermal Impedance (NOTE 5)


N-Channel MOSFET**2KK5074DFN**

Figure 12: Power De-rating (NOTE 5)




Figure 13: Current De-rating (NOTE 5)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (NOTE 6)






Figure 15: Normalized Maximum Transient Thermal Impedance (NOTE 6)

N-Channel MOSFET**2KK5074DFN****■ PDFN5x6-8 Package Outline Dimensions****■ PDFN5x6-8 Suggested Pad Layout**

Note:
 1. Controlling dimension: in millimeters.
 2. General tolerance: $\pm 0.05\text{mm}$.
 3. The pad layout is for reference purposes only.